In readout circuits of infrared detectors, the settling time of the operational amplifier is crucial to transfer radiation signals. Hence, this paper proposes an optimization of the sizes of the load transistors pair, M3 and M4 in Figure 1 , to improve the transient response. In this design, the amplifier is firstly designed based on g m /I D method to satisfy the required performance. However, this may be not the best solution. Then, the sizes of the load transistors are scanned with the fixed width-to-length (W/L) ratio to guarantee the noise level. The step response experiments are carried out to figure out the best damping factor. Meanwhile, this paper analyzes the influence of the doublet spacing and the secondary pole-to-pole spacing. The initial calculated design has a settling time of 39.8ns @ 12 bit precision, while the settling process compresses to 32.4ns after the adjustment.
Introduction
Infrared detector (IR) arrays are widely applied in detections, tracking and recognitions of military targets for their excellent sensitivity and penetrability [1] [2] . Moreover, the detector arrays are competent in civil and scientific fields [3] [4] . The entire system requires several types of operational amplifiers (OAs) upon need. The integrator wants low noise with simple structure, while the sample/hold module prefers higher precision and less area consumptions [5] . The thermal signal is readout through one output bus buffer. The above OAs can be designed by g m /I D method with primary specifications satisfied (typically are: power, area, noise power, capacitive load, static precision, settling time and supported swing) [6] [7] [8] . The performance of the researched two-stage amplifier in this paper satisfies the index in corresponding verifications. However, the above flow may not produce the best design solution as the IR readout circuits are expected to be a compromised design among precision, speed and noise [9] .
The theoretical analysis of the OA is convenient to take as reference both in college books and research articles. In this paper, several steps were provided to explain the design of the secondary poles and the damping factor. First, the influencing factors of the settling process are analyzed. The improvement strategy depends on the dominant factor. Second, the design takes the load transistors sizes as the main adjusting tool. We increase the sizes of WL to change the node capacitance towards the ground and then check the spacing of the secondary poles and the subsequently variations of settling time. Third, the step response experiments are carried out to verify the optimum sizes of M3 and M4. Finally, the proposed step combines with the g m /I D method to yield a more suitable amplifier.
The schematic of the analyzed two stage amplifier is shown in Fig. 1 . It is the basically adopted two-stage structure with NMOS input pairs for simplicity. The g m /I D has accomplished the initial design of the transistor sizes, the compensation capacitor and resistor. Besides, the equivalent RMS noise and other specifications are also qualified. However, the initial sizes of M3 and M4 under the designed ratio are adjustable to find a compromised solution between settling time and area consumptions. 
Analysis and simulations
One output amplifier in our readout circuit is required to have a static precision of 12-bit, a settling time of less than 40 ns and a capacitive load of less than 20pF with the integration noise less than 80μV from 0.1Hz to 50MHz. The power and layout area consumptions are expected to be minimized. The module is prepared in 978-1-5090-6625-4/17/$31.00 ©2017 IEEE 180 nm standard CMOS technology. In the g m /I D design, the sizes of M3 and M4 are calculated as 25μm/1.4μm, with finger number (NF) = 4 to satisfy the noise requirement. Under this ratio, the proper increase of width (W) and length (L) could change the second and third poles which subsequently affect the transient response. This paper aims to take an investigation of the size magnitude to achieve considerable improvement.
Estimation of secondary poles and zero
As shown in Fig. 1 , even though M3 and M4 vary, the dominant pole A is comparably stable due to the Miller capacitance and the variation of the gain-bandwidth product is also negligible. The left half platform (LHP) zero is located at 77.74MHz. However, the secondary poles become closer as the M3 and M4 expands. In Fig.  2 , the second pole is estimated as:
Where r 06 and r 07 are the channel resistance of M6 and M7, C P6 and C P7 are parasitic capacitance from drain towards ground, respectively. R S is the output resistance of the first stage. That the parasitic MOS cap should be noticed. The R S is approximately estimated as:
The third pole C in Fig. 1 
The parasitic MOS cap varies with W&L and it is coupled to the node B to influence the second pole (B). The neighboring pole and zero would form a doublet, which introduces an exponential term into the time-domain response, as illustrated in formula (4), which could deteriorate the transient response [10] [11] . The change of capacitance could also influence the neighboring poles spacing and degrade the phase margin to some extent. The zero, generated in the loop between node A and B, is convenient to locate. In figure 2 , the second and third poles are close because of the requirement of large capacitive load and high precision. The spacing of secondary poles could influence the damping coefficient of the near three-stage system. However, the doublet spacing has limited effect for its considerable interval. Hence, in this design, the amplifier is recommended to operate in the critical damping state to have an optimum transient response. 
Simulation results
The low-frequency gain of the designed amplifier is larger than 85dB along the operation range with 70 μm × 65 μm layout area. When we changed the size of the load transistor pair, M3 and M4, from the looked up value of g m /I D to that of 1.05 times, the phase margin degraded from 75.36 to 74.95 that little impact arouses to transient response. At the same time, the gain bandwidth product varies from 41.48MHz to 41.55MHz. Figure 3 shows the variations of the doublet spacing, the secondary pole-to-pole distance, as well as the settling time as the parasitic capacitance of M3 and M4 pair turns larger. The results indicate that the doublet spacing would not affect the settling time as analyzed above. The settling time is mainly correlated with the secondary poles spacing where the damping factor experience a transition process from over damping state to under damping state. The settling process performs better at 1.03 times of original sizes. figure 1) increases, the separation factor between the dominant pole and the second pole becomes larger, but the trend of that moves to reverse direction between secondary poles. The amplifier has an optimized step response when the capacitive increment is 33.0fF. The improved transistor sizes of M3 and M4 are 1.03 times of the original design, namely 25.75μm/1.45μm (NF=4).
Summary
Based on the design flow of the g m /I D method, the settling time is optimized for a high speed and precision development with low noise level. Firstly, the influencing factors of settling time is analyzed, mainly the damping state and the doublet spacing under condition of the original design. Secondly, the strategy is to adjust the load transistors pair, M3 and M4, to change the node parasitic capacitance. The secondary poles spacing is subsequently changed. Thirdly, the step response experiments are implemented to make sure the optimum design. After the adjustment, the settling time @ 12 bit is reduced from 39.8ns to 32.4ns. Other specifications are also qualified with this minor change of the area. The above analysis could be taken as a minor complement to g m /I D amplifier design in IR detectors.
